SOC Engineering, Sr Staff Engineer
Job Description
50459BR
USA - California - San Diego, USA - Texas - Austin
Job Description and Requirements
At Synopsys, we are at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. If you share our passion for innovation, we want to meet you.
In the System Solutions Group we are shaping solutions for dependable systems, requiring safety, security, reliability, low power and more. Our team works with customers and industry partners to understand their needs and identify technical requirements. We are passionate about methodologies and automation: we collaborate with customers to make their job easier when they develop their products.
Design Layout Implementation Engineer
We have an immediate opening for a Design Layout Implementation Engineer to join our team to work on the growing area of advanced packaging and multi-die design implementation. In this role you will be involved with the development of SOCs including hands-on work and providing technical leadership and guidance to internal or third-party SOC development teams. Using the industries most advanced place and route technologies, you will provide an end-to-end solution spanning from architecture and design partitioning to floorplan, route and implementation while working with a team of highly skilled thermal/electrical simulation engineers to optimize the design. You will work on and drive the progress of latest multi-die designs powering the most innovative GPUs and CPUs in the industry, while learning the latest technological advancements in the area of multi-die packaging such as CoWoS, InFO, 3DIC, etc...
Key Qualifications:
- BSEE/MSEE/PHD in Electrical and/or Computer Engineering
- At least 5 years of experience in ASIC development.
- Digital place and route. This includes floorplanning, clock tree synthesis and low power techniques
- Experience either in SOC-level Architecture or SOC RTL development or as SOC Chip engineer
- Knowledge of Synopsys EDA tools like 3DIC Compiler, IC Compiler II or Fusion Compiler or DC-NXT
- Knowledge of front-end digital implementation is a plus. This includes RTL synthesis, STA
- Proficiency in IC Compiler and/or Fusion Compiler
- Will be able to travel on occasion for short periods of time, and occasionally work on-site at customer premises as required
- Package layout experience is big plus
Preferred Experience:
- 2.5/3D packaging experience and knowledge of CoWoS, InFo, RDL... is a plus.
- Has done multiple tapeouts in advanced nodes such as 16-/14-/10-/7-nm
- Custom layout experience for analog and RF is a plus
- Experience with chip-level thermal and EMIR analysis using Redhawk, generated CPM models, etc...
- Has had direct customer interactions
- Experience in designing SOC from Architecture to post-silicon
- Experience working in a customer centric environment with great communication skills.
- Ability to cross-functionally lead full SOC development from micro-architecture through GDS and work with partners on SW/FW and packaged parts full solution
- Experience using workflow tools like git/gitlab/github is preferred
- This position may include assignment to government contracts. Consequently, the ability to obtain government security clearances and/or other work clearances is preferred and will be required in the event of assignment to government contract work.
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Job Category
Engineering
Country
United States
Job Subcategory
SOC Engineering
Hire Type
Employee
Base Salary Range
138000-206000
Synopsys maintains a workplace where all personnel, customers, and vendors are treated with dignity, fairness, and respect. We maintain worldwide policies in our Work Rules Policy, which is applicable to all employees in furtherance of these principles. We pride ourselves on providing a healthy and productive work environment that is free from discrimination and harassment based on race, color, religion, gender, gender identity, sexual orientation, marital status, veteran status, age, national origin, citizenship, ancestry, physical or mental disability, pregnancy, medical condition, and any other characteristic protected by law. For applicants and employees with disabilities, we also make reasonable accommodations consistent with applicable laws and regulations. We are each expected to do our part to create a healthy and productive work environment for everyone. This includes bringing issues to management’s attention when you believe certain conditions are distracting from a good work environment. Our Work Rules Policy also allows you to raise concerns with other Synopsys managers. If employees are still unable to resolve their concerns, their disputes may be resolved through our Internal Issue Resolution Process Policy. In addition, all managers and employees in positions of authority have a special obligation to maintain and support a healthy and productive work environment.
*Please mention you saw this ad on LGBTInAcademia.*
Be Seen By Recruiters at the Best Institutions
Create a FREE Profile to be Seen!
Jobs in Popular Cities for LGBT in Academia
